View T2802-PLQ_1639741.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

rev. 4509f?dect?10/03 features fully integrated tx/rx with vco fast settling synthesizer unlimited multi-slot operation with advanced closed-loop modulation no mechanical tuning required low current consumption auxiliary voltage regulator on-chip (3.2 v to 4.6 v) supply-voltage range 3 v to 4.6 v (regulated) ramp-signal generator for power ramping and power control of external sige power amplifier (t7024 and t7026) supports multiple reference clocks (10.368 mhz/13.824 mhz/20.736 mhz/27.648 mhz) tx preamplifier with 3 dbm output power at 2.45 ghz few low-cost external components electrostatic sensitive device. observe precautions for handling. description the t2802 is an rf ic for low-power applications in the 2.45 ghz ism band. the qfn48-packaged ic is a complete transceiver including image rejection mixer, if amplifier, fm demodulator, baseband filter, rssi, tx preamplifier, power-ramping generator for power amplifiers, integrated synthesizer, fully integrated vco, tx filter and modulation compensation circuit for advanced closed-loop modulation concept. no mechanical tuning is necessary in production. figure 1. block diagram tank pc rc gf mcc cp vco f : n f : n ctrl logic pd tx/rx switch ir mixer if amp 1 if amp 2 demod bb filter 3-wire bus demod dac rssi tx driver clock data enable rx_on tx_on pu_rx/tx pu_pll tx_data rssi bb_out cf demod if_tank if_in mixer out rf_in tx_out vs_vco cp ld ref_clk vtune vreg vs_reg reg_ctrl vreg_vco vco reg ramp gen ramp_out ramp_set aux reg pu_vco pu_reg gnd_vco d/a i_cpsw ramp d/a 2.4 ghz wdect/ism single-chip transceiver t2802 preliminary
2 t2802 4509f?dect?10/03 table 1. functional block description pin configuration figure 2. pinning qfn48 name description aux reg auxiliary voltage regulator bbf baseband filter cp charge pump dac d/a converter for demodulator tuning demod demodulator gf gaussian filter for transmit data if amp1 1st intermediate frequency amplifier if amp2 2nd intermediate frequency amplifier ir mixer image rejection mixer mcc modulation compensation circuit pc programmable counter pd phase detector ramp gen ramp-signal generator rc reference counter rssi received signal-strength indicator tx driver buffer amplifier for tx_out tx/rx switch switches vco signal to ir mixer respectively tx driver vco voltage-controlled oscillator vco reg voltage regulator for vco clock data enable ref_clk ld pu_reg vs_pll vreg reg_ctrl vs_reg gnd_cp vs_cp ramp_out if_in2 if_in1 vs_if tx_out gnd3 rf_in2 rf_in1 gnd2 if_tank2 if_tank1 rssi 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 36 35 34 33 32 31 30 29 28 27 26 25 48 47 46 45 44 43 42 41 40 39 38 37 t2802 r x _ o n t x _ o n m i x e r _ o u t 1 p u _ v c o t x _ d a t a v s _ m i x e r g n d _ p l l p u _ r x / t x p u _ p l l i _ c p s w r a m p _ s e t m i x e r _ o u t 2 c p g n d _ v c o v s _ v c o g n d 1 v t u n e v r e g _ v c o b b _ o u t d a c _ d e c b b _ c f r e g _ d e c d e m o d _ t a n k 2 d e m o d _ t a n k 1
3 t2802 4509f?dect?10/03 pin description pin symbol function configuration 1 2 3 clock data enable 3-wire-bus: clock input 3-wire-bus: data input 3-wire-bus: enable input 4 ref_clk reference-frequency input 5 ld lock-detect output 6 pu_reg power-up input for auxiliary voltage regulator clock data enable 1,2,3 5k 5k vs_pll 7 gnd_pll 43 vs_pll 7 ref_clk 4 10k gnd_pll 43 10k gnd_pll 43 100 ld 5 pu_reg 6 25k 25k gnd_pll 43
4 t2802 4509f?dect?10/03 7 vs_pll pll supply voltage 8 9 10 vreg reg_ctrl vs_reg auxiliary voltage-regulator output auxiliary voltage-regulator control output auxiliary voltage-regulator supply voltage 11 12 13 gnd_cp vs_cp cp charge-pump ground charge-pump supply voltage charge-pump output pin description (continued) pin symbol function configuration gnd_pll 43 gnd2 28 gnd1 18 gnd3 31 gnd_cp 11 gnd_vco 16 vs_mixer 42 vs_if 33 vs_vco 14 vs_cp 12 vs_reg 10 vs_pll 7 vreg 8 reg_ctrl 9 vs_reg 10 gnd_pll 43 vs_pll 7 vs_cp 12 cp 13 gnd_cp 11 vs_pll 7 gnd_pll 43
5 t2802 4509f?dect?10/03 14 15 16 vs_vco vreg_vco gnd_vco vco voltage-regulator supply voltage vco voltage-regulator control output vco ground 17 vtune vco tuning voltage input 18 gnd1 ground pin description (continued) pin symbol function configuration vs_vco 14 gnd_vco 16 vreg_vco 15 vs_pll 7 gnd_pll 43 vtune 17 gnd_vco 16 vreg_vco 15 vs_pll 7 gnd_pll 43 gnd_pll 43 gnd2 28 gnd1 18 gnd3 31 gnd_cp 11 gnd_vco 16 vs_mixer 42 vs_if 33 vs_vco 14 vs_cp 12 vs_reg 10 vs_pll 7
6 t2802 4509f?dect?10/03 19 20 demod_tank1 demod_tank2 demodulator tank circuit demodulator tank circuit 21 dac_dec decoupling pin for vco_dac 22 reg_dec decoupling pin for vco_reg pin description (continued) pin symbol function configuration demod tank1 19 10k 10k demod tank2 20 vs_mixer 42 gnd1 18 vs_if 33 gnd2 28 dac_dec 21 10k gnd_vco 16 400 vreg_vco 15 vs_pll 7 gnd_pll 43 reg_dec 22 42k 2k vreg_vco 15 gnd_vco 16 vs_if 33 gnd2 28
7 t2802 4509f?dect?10/03 23 bb_cf baseband filter corner-frequency control input 24 bb_out baseband filter output 25 rssi received signal strength indicator output 26 27 if_tank1 if_tank2 if tank circuit if tank circuit pin description (continued) pin symbol function configuration bb_cf 23 vs_if 33 gnd1 18 gnd2 28 vs_if 33 gnd1 18 bb_out 24 gnd2 28 vs_if 33 rssi 25 13k gnd2 28 if_tank1 26 vs_if 33 27 gnd2 28
8 t2802 4509f?dect?10/03 28 gnd2 ground 29 30 rf_in1 rf_in2 rf input of image reject mixer rf input of image reject mixer 31 gnd3 ground pin description (continued) pin symbol function configuration gnd_pll 43 gnd2 28 gnd1 18 gnd3 31 gnd_cp 11 gnd_vco 16 vs_mixer 42 vs_if 33 vs_vco 14 vs_cp 12 vs_reg 10 vs_pll 7 rf_in1 29 gnd2 28 vs_mixer 42 rf_in2 30 gnd_pll 43 gnd2 28 gnd1 18 gnd3 31 gnd_cp 11 gnd_vco 16 vs_mixer 42 vs_if 33 vs_vco 14 vs_cp 12 vs_reg 10 vs_pll 7
9 t2802 4509f?dect?10/03 32 tx_out tx driver amplifier output for pa 33 vs_if if amplifier supply voltage 34 35 if_in1 if_in2 if input of if amplifier if input of if amplifier 36 ramp_out ramp-generator output for pa power ramping pin description (continued) pin symbol function configuration tx_out 32 gnd3 31 gnd_pll 43 gnd2 28 gnd1 18 gnd3 31 gnd_cp 11 gnd_vco 16 vs_mixer 42 vs_if 33 vs_vco 14 vs_cp 12 vs_reg 10 vs_pll 7 if_in1 34 if_in2 35 90k vs_if 33 gnd2 28 vs_mixer 42 gnd2 28 ramp_out 36 vs_if 33
10 t2802 4509f?dect?10/03 37 ramp_set slew-rate setting of ramping signal 38 39 rx_on tx_on rx control input tx control input 40 41 mixer_out1 mixer_out2 mixer output to saw filter mixer output to saw filter pin description (continued) pin symbol function configuration 100 ramp set 37 vs_mixer 42 gnd2 28 1k vs_if 33 rx_on tx_on 38, 39 5k 5k vs_if 33 gnd1 18 gnd2 28 270 270 mixer_out2 41 mixer_out1 40 gnd2 28 vs_mixer 42 vs_if 33
11 t2802 4509f?dect?10/03 42 43 vs_mixer gnd_pll mixer supply voltage pll ground 44 pu_vco vco power-up input 45 pu_rx/tx rx/tx power-up input pin description (continued) pin symbol function configuration gnd_pll 43 gnd2 28 gnd1 18 gnd3 31 gnd_cp 11 gnd_vco 16 vs_mixer 42 vs_if 33 vs_vco 14 vs_cp 12 vs_reg 10 vs_pll 7 pu_vco 44 5k 5k vs_vco 14 gnd_vco 16 gnd_pll 43 pu_rx/tx 45 gnd1 18 25k 25k gnd_pll 43
12 t2802 4509f?dect?10/03 46 pu_pll pll power-up input 47 tx_data tx data input of gaussian filter and modulation- compensation circuit 48 i_cpsw charge-pump current control input pin description (continued) pin symbol function configuration pu pll 46 25k 25k 10k 10k 140k gnd pll 43 10k 20k tx_data 47 2.5k vs_pll 7 gnd_pll 43 i_cpsw 48 5k vs_pll 7 gnd_pll 43
13 t2802 4509f?dect?10/03 functional description receiver the rf signal at rf_in is fed to an image rejection mixer ir_mixer with its differential outputs mixer_out1 and mixer_out2 driving an if-saw filter at 110.592 mhz or 112.32 mhz. the if amplifiers if_amp1 and if_amp2 with an external if_tank and an integrated rssi function feed the signal to the demodulator demod working at f=f if /2 ( 55 mhz) and finally to an integrated baseband filter bb. for demodulator tunning in production an integrated 5-bit digital-to-analog (d/a) converter is provided to control the on-chip varicap diode. transmitter the transmit data at tx_data is filtered by an integrated gaussian filter gf and fed to the fully integrated vco operating at twice the output frequency. after modulation the signal is frequency-divided by 2 and fed via a tx/rx switch to the tx_driver. this bus-controlled driver amplifier supplies typically +3 dbm output power at tx_out. a ramp-signal generator ramp_gen, providing a ramp signal at ramp_out for the external power amplifier, is integrated. the slope of the ramp signal is controlled by a capacitor at the ramp_set pin. synthesizer the ir_mixer, the tx_driver and the programmable counter pc are driven by the fully integrated vco (including on-chip inductors and varactors). a 3-bit digital-to-analog converter is used to pretune the frequency. the output signal is frequency-divided to supply the desired frequency to the tx_driver, 0/90 degree phase shifter for the ir_mixer and to be used by the pc for the phase detector pd (f pd =3.456mhz). unlimited multislot operation is possible by using the integrated advanced closed-loop modulation concept based on the modulation compensation circuit mcc. power supply an integrated bandgap-stabilized voltage regulat or for use with an external low-cost pnp transistor is implemented. multiple power-down and current saving modes are provided.
14 t2802 4509f?dect?10/03 figure 3. pll principle rf_in programable counter pc "- main counter mc "- swallow counter sc f vco = f pd x (s mc x 32 + s sc ) f vco phase frequency divider by 2 pa driver detector pd vco mixer vco dac f pd = 3.456 mhz gf_data controlled phase shifting modulation gaussian compensation mcc filter gf reference counter rc 6.912 mhz ref_clk s rc 13.824 mhz 4 20.736 mhz 6 27.648 mhz 8 1.152 mbit/s pll reference tx_data frequency ref_clk baseband controller 3 10.368 mhz ext. loop filter charge pump
15 t2802 4509f?dect?10/03 the following table shows the lo frequencies for rx and tx for the dect band plus additional channels for the extended dect band. intermediate frequencies of 110.592 mhz and 112.32 mhz are supported. table 1. lo frequencies formula tx: f ant = f vco = 1.728 mhz (32 s mc + s sc ) rx: f ant = 1.728 mhz (32 s mc + s sc ) + f if control signals table 2. control signals ? functions mode f if /mhz channel f ant /mhz f vco /mhz s mc s sc tx c0 2401.920 2401.920 43 14 c1 2403.648 2403.648 43 15 ... ... ... ... ... c45 2479.680 2479.680 44 27 c46 2481.408 2498.688 44 28 rx 110.592 (for 10.368 mhz/ 20.736 mhz ref_clk recommended) c0 2401.920 2291.328 41 14 c1 2403.648 2293.056 41 15 ... ... ... ... ... c45 2479.680 2369.088 42 27 c46 2481.408 2370.816 42 28 rx 112.320 (for 13.824 mhz/ 27.648 mhz ref_clk recommended) c0 2401.920 2289.600 41 13 c1 2403.648 2291.328 41 14 ... ... ... ... ... c45 2479.680 2367.360 42 26 c46 2481.408 2369.088 42 27 signal functions i_cpsw charge pump current control pu_reg activates aux voltage regulator supplying the complete transceiver pu_vco activates vco voltage regulator which supplies only the vco pu_rx/tx activates rx/tx blocks pu_pll activates pll circuits: pc, pd, cp, rc rx_on activates rx circuits: bbf, demod, if amp, ir mixer tx_on activates tx circuits: tx-driver, ramp gen, starts ramp signal at ramp out data word 1 bit d10 activates gf in tx mode data word 1 bit d9 activates mcc in tx mode
16 t2802 4509f?dect?10/03 table 3. control signals ? modes serial programming bus the transceiver is programmed by the 3-wire bus (clock, data and enable). after the setting enable signal to low condition on the rising edge of the clock signal, the data is transferred bit by bit into the shift register, starting with the msb-bit. when the enable signal has returned to high condition, the programmed information is loaded into the addressed latches according to the address bit condition (last bit). additional leading bits are ignored and there is no check made how many pulses arrived during enable low condition. during enable low condition the bus current is increased to speed up the bus logic. to keep all information in the registers during standby, data_hold must be set to high condition. in this case the power-down current is below 100 a. the programming of the transceiver is separated into two data words. data word 1 con- trols mainly the channel information together with settings, which are closely related with the channel. dataword 2 holds setup information, which is adjusted during production. modes tx mode rx mode rssi only pu_reg 1 1 1 pu_vco 111 pu_rx/tx 1 1 1 pu_pll 1 1 1 rx_on 011 tx_on 101 bb filter off on off demodulator off on off if amplifiers and rssi off on on ir mixer off on on rx switch off on on tx switch on off off tx driver on off off ramp generator on off off programmable counter on on on voltage-controlled oscillator on on on gaussian filter on off off phase detector/charge pump on on on modulation compensation circuit on off off reference counter on on on typical current consumption at v s = 3.2 v 58 ma 85 ma 82 ma
17 t2802 4509f?dect?10/03 data word 1 d11 = x: do not care data word 2 data word 1 programs pll settings msb lsb data bits address bit d22 d21 d20 d19 d18 d17 d16 d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 a0 rc sc mc vs x mcc gfcs vcodac cpcs gf e12 e11 e10 e9 e8 e7 e6 e5 e4 e3 e2 e1 e0 a0 pa demoddac/rampdac mccs test 0 with the reference counter bits d21 - d22 rc (reference counter) d22 d21 s rc ref_clk 0 0 3 10.368 mhz 0 1 4 13.824 mhz 1 0 6 20.736 mhz 1 1 8 27.648 mhz with the main counter bits d13 - d15 mc (main counter) d15 d14 d13 s mc 00040 00141 ... ... ... ... 11046 11147 with the swallow counter bits d16 - d20 sc (swallow counter) d20 d19 d18 d17 d16 s sc 000000 000011 000102 ... ... ... ... ... ... 1110129 1111030 1111131
18 t2802 4509f?dect?10/03 vco selection gaussian filter on/off modulation compensation circuit on/off gfcs adjustment with bit d12 vco selection d12 vco mode 0 rx-vco 1 tx-vco with bit d0 gf is used only in tx mode. d0 gf (gaussian filter) 0off 1on with bit d10 mcc is used only in tx mode. d10 mcc (modulation compensation circuit) 0off 1on with bits d7 - d9 only in tx mode effective for setting the frequency deviation of the modulation. gfcs (gaussian filter settings) d9 d8 d7 gfcs 00060% 00170% 01080% 01190% 1 0 0 100% 1 0 1 110% 1 1 0 120% 1 1 1 130%
19 t2802 4509f?dect?10/03 vco_dac adjustment cpcs adjustment data word 2 programs demoddac adjustment with bits d3 - d6 used to pretune the vco frequency in case of production tolerances of the device. pretune dac voltage d6 d5 d4 d3 f vco /% 0000-5 0001... 0010... ... ... ... ... ... 1101... 1110... 11115 with bits d1 - d2 used to adjust the charge pump current. this can be used to compensate the change of the tuning sensitivity over frequency and device tolerances. cpcs (charge-pump current settings) d2 d1 cpcs 00-1 010 101 112 with bits e6 - e10 only in rx mode effective. used to tune the demodulator center frequency and allows to compensate tolerances of external components and the t2802. demod dac voltage e10e9e8e7e6 f ifcenter % 00000 -5 00001 ... 00010 ... ... ... ... ... ... ... 11101 ... 11110 ... 11111 5
20 t2802 4509f?dect?10/03 rampdac adjustment for tx mode mccs adjustment test mode settings with bits e6 - e10 only in tx mode effective. used to control the power of the external pa by adjusting the ramping voltage. rampdac voltage (at pin 36 ramp_out) e10e9e8e7e6 v ramp_out 00000 1.1 v 00001 ... 00010 ... ... ... ... ... ... ... 10111 1.68 v 11000 1.7 v ... ... ... ... ... ... 11110 ... 11111 1.7 v with bits e3 - e5 only in tx mode effective. adjusts the modulation compensation circuit for closed-loop modulation. this adjustment is done with a test sequence of a long stream of ,1? - ,0?. the correct setting is achieved if the modulation is not affected by the pll. mccs (modulation compensation settings) e5 e4 e3 mccs 00060% 00170% 01080% 01190% 1 0 0 100% 1 0 1 110% 1 1 0 120% 1 1 1 130% with bits e0 - e2 in normal operation lock detect output is used. all other settings are for test only. e2 e1 e0 signal at lock detect output cp mode 0 0 0 lock detect active 0 0 1 pc out/2 active 0 1 0 rc out/2 active 0 1 1 mcctest: rc out divided by 512 active 1 0 0 lock detect high imp. 1 0 1 pc out/2 high imp. 1 1 0 rc out/2 high imp. 111 gftest: rcout high imp.
21 t2802 4509f?dect?10/03 output power settings figure 4. 3-wire bus protocol timing diagram figure 5. tx data timing with bits e11 - e12 pa (output power settings) e12 e11 pa 0 0 -21 dbm 01-11dbm 10-4dbm 11+3dbm data clock enable tt tec ts tc th tl tper description symbol minimum value unit clock period tper 125 ns set time data to clock ts 60 ns hold time data to clock th 60 ns clock pulse width tc 125 ns set time enable to clock tl 200 ns hold time enable to data tec 0 ns time between two protocols tt 250 ns refclk tx_data t s t h set-up time tx data ts > 8 ns when using refclk = 10.368 mhz, ts and th must be considered for falling and rising edge of refclk hold time tx data th > 8 ns
22 t2802 4509f?dect?10/03 handling do not operate this part near strong electrostatic fields. this ic meets class 1 esd test requirement (hbm in accordance to eia/jesd22-a114-a (october 97) and class a esd test requirement (mm) in accordance to eia/jesd22-a115a. absolute maximum ratings stresses beyond those listed under ?absolute maximum ratings? may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability . all voltages refer to gnd parameters pin symbol min. max. unit supply voltage regulator 10 v s_reg 3.2 4.7 v supply voltage 7, 12, 14, 33, 42 v s 3.0 4.7 v logic input voltage 1, 2, 3, 38, 39, 44-48 v in -0.3 v s v junction temperature t jmax 150 c storage temperature t stg -40 150 c thermal resistance parameters symbol value unit junction ambient r thja 25 k/w operating range parameters pin symbol min. typ. max. unit supply voltage regulator 10 v s_reg 3.2 3.6 4.6 v supply voltage 7, 14, 33, 42 v s 2.9 3.0 4.6 v supply voltage charge pump 12 v scp v s 4.6 v ambient temperature t amb -25 +85 c
23 t2802 4509f?dect?10/03 electrical characteristics test conditions (unless otherwise specified): v s_reg = 3.2 v, t amb = 25 c parameters test conditions/pins symbol min. typ. max. unit ir mixer (pins 29, 30, 40 and 41) input impedance single ended, pins 29 or 30 z in 110 + j12 image rejection ratio pins 40 and 41 irr 20 db dsb noise figure single ended, pins 29 or 30 nfdsb= nfssb 10 db conversion gain r load = 200 g conv 11 db input intercept point single ended, pins 29 or 30 iip3 -7 dbm output impedance differential, pins 40 and 41 z out 175 + j145 if amplifier (pins 26, 27, 34 and 35) input impedance differential, pins 34 and 35 z in 1200 - j480 lower cut-off frequency fl 3db 90 mhz upper cut-off frequency fu 3db 130 mhz power gain gp 85 db bandwidth of external tank circuit pins 26 and 27 bw3db 10 mhz noise figure nf 9 db rssi (pins 25, 34 and 35) rssi sensitivity at if_in1,2; pins 34 and 35 p min 20 dbv rssi compression at if_in1,2; pins 34 and 35 p max 100 dbv rssi dynamic range dr 80 db rssi resolution slope of the rssi has to be steady acc 2db rssi rise time p in = 30 to 100 dbv, pin 25 t r 1s rssi fall time p in = 100 to 30 dbv, pin 25 t f 1s quiescent output voltage at p in < 20 dbv at if_in1, if_in2, pin 25 i out 0.4 v maximum output voltage at p in = 100 dbv at if_in1, if_in2, pin 25 i out 1.9 v fm demodulator, bb-filter (pins 19, 20, 23 and 24) co-channel rejection ratio at p in = -75 dbm at ir-mixer input ccrr 10 db sensitivity quality factor of external tank circuit approximately 20, f res =f if /2, pin 24 s0.5v/mhz amplitude of recovered signal nominal deviation of signal 288khz, pin24 a 450 mvpp corner frequency pin 23: c = 68 pf f c 680 khz output voltage dc range pin 24 v outdc 1v s - 1 v demod_dac range see bus protocol e6 to e10 f ifcenter 5 %
24 t2802 4509f?dect?10/03 vcos frequency range tx-vco, d12 (vs) = 1 rx-vco, d12 (vs) = 0 f vco f vco 2400 2289 2500 2389 mhz mhz tuning gain g tune 70 mhz/v frequency control voltage range pin 17 v tune 0.4 2.8 v vco_dac range see bus protocol d3 ... d6 f vco,dac 5% pll scaling factor prescaler s psc 32/33 scaling factor main counter s mc 40 - 47 scaling factor swallow counter s sc 031 external reference input frequency ac coupled sinewave, pin 4 f ref_clk 10.368 13.824 20.736 27.648 mhz mhz mhz mhz external reference input voltage ac coupled sinewave, pin 4 v ref_clk 50 250 mv rms scaling factor reference counter s rc 3/4/6/8 charge pump (pin 13) output current v cp = v vs_cp /2, i_cpsw = ?1?, pin 48 i cp_nom 7.5 ma output current v cp = v vs_cp /2, i_cpsw = ?0?, pin 48 i cp_nom 1.2 ma current scaling i cp = i cp_nom + cpcs i cp_step (see bus protocol d1 ... d2) i cp_step 0.2 ma leakage current i l 100 pa gaussian transmit filter (gaussian shape b t = 0.5) tx data filter clock 6 taps in filter f txfclk 6.912 mhz frequency deviation gf fm_nom 400 khz frequency deviation scaling gf fm = gf fm_nom gfcs (see bus protocol d7 ... d9) gfcs 60 130 % modulation compensation circuit oversampling ovs 6 digital sum variation dsv 85 current scaling factor see bus protocol e3 ... e5 mccs 60 130 % tx driver (pin 32) maximum output power at l = 5.6 nh, pin 32 (see bus protocol e11 - e12) p tx 3dbm minimum output power at l = 5.6 nh, pin 32 (see bus protocol e11 - e12) p tx -21 dbm electrical characteristics (continued) test conditions (unless otherwise specified): v s_reg = 3.2 v, t amb = 25 c parameters test conditions/pins symbol min. typ. max. unit
25 t2802 4509f?dect?10/03 rf leakage in rx mode p leak -47 dbm output impedance at l = 5.6 nh, 2.5 ghz, pin 32 z out 13 + j40 ramp generator (pins 36 and 37) minimum output voltage pin 36 and 37 v min 0.7 v maximum output voltage see bus protocol e6 - e10 v max 1.1 1.8 v rise time c ramp = 270 pf at pin 37 t r 5s fall time c ramp = 270 pf at pin 37 t f 5s lock detect and test mode output (pin 5) lock detect output, test mode output locked = ?1?, unlocked = ?0? test modes (see bus protocol e0 ... e2) ld leakage current v oh = 4.6 v i l 5a saturation voltage i ol = 0.5 ma v sl 0.4 v auxiliary regulator (pins 8, 9 and 10) output voltage v sreg = 3 v, pin 8 v reg 2.9 3.0 3.1 v supply voltage rejection v pin10 = v dc + 0.1 v pp f pin10 = 0.1 to 10 khz c pin8 = 100 nf svr tbd db vco regulator (pins 14, 15 and 12) output voltage v svco = 3 v, pin 15 v reg_vco 2.6 2.7 2.8 v 3-wire bus clock f clock 6.912 mhz logic input levels (clock, data, enable, rx_o n, tx_on, pu_vco, tx_data, data_hold) (pins 1, 2, 3, 38, 39, 44, 47 and 48) high input level = ?1? v ih 1.5 v low input level = ?0? v il 0.5 v high input current = ?1? i ih -5 5 a low input current = ?0? i il -5 5 a standby control (pins 6, 45 and 46) power up pu_reg = ?1? pu_rx/tx = ?1? pu_pll = ?1? high input level pin 6 pin 45 pin 46 v pu_reg v pu_rx/tx v pu_pll 2.0 v standby pu_reg = ?0? pu_rx/tx = ?0? pu_pll = ?0? low input level pin 6 pin 45 pin 46 v pu_reg,off v pu_rx/tx,off v pu_pll,off 0.7 v electrical characteristics (continued) test conditions (unless otherwise specified): v s_reg = 3.2 v, t amb = 25 c parameters test conditions/pins symbol min. typ. max. unit
26 t2802 4509f?dect?10/03 power up pu_reg = ?1? pu_rx/tx = ?1? pu_pll = ?1? high input current v pu = 3 v, pin 6 v pu = 4.6 v, pin 45 v pu = 3 v, pin 46 v pu = 4.6 v i pu_reg i pu_rx/tx i pu_pll 20 60 100 200 30 80 125 300 40 100 150 400 a a a a standby pu_xxxx = ?0? low input current v pu = 0 v, pin 6 v pu = 0.5 v, pins 45, 46 i pu,off 0.1 1 a a settling time v s = 0 active operation switched from v s = 0 to v s = 3v t soa < 10 s settling time standby active operation switched from pu = ?0? to pu = ?1? t ssa < 10 s settling time active operation standby switched from pu = ?1? to standby t sas < 2 s power supply (pins 7, 10, 12, 14, 33 and 42) total supply current rx i s 85 ma rssi only i s 82 ma tx i s 54 ma tx (mcc, gf active) i s 58 ma standby current pu_rx/tx = gnd i s 10 a supply current cp v vs_cp = 3 v, pll in lock condition, pin 13 i cp 1a electrical characteristics (continued) test conditions (unless otherwise specified): v s_reg = 3.2 v, t amb = 25 c parameters test conditions/pins symbol min. typ. max. unit
27 t2802 4509f?dect?10/03 figure 6. typical application circuit vcc bb_out rssi 48 i_cpsw 47 tx_data 46 pu_pll 45 pu_rx/tx 44 pu_vco 43 gnd_pll 42 vs_mixer 41 mixer_out2 40 mixer_out1 39 tx_on 38 rx_on 37 ramp_set cp 13 vs_vco 14 vreg_vco 15 gnd_vco 16 vtune 17 gnd1 18 demod_tank1 19 demod_tank2 20 dac_dec 21 reg_dec 22 bb_cf 23 bb_out 24 1 2 v s _ c p 1 1 g n d _ c p 1 0 v s _ r e g 9 r e g _ c t r l 8 v r e g 7 v s _ p l l 6 p u _ r e g 5 l d 4 r e f _ c l o c k 3 e n a b l e 2 d a t a 1 c l o c k r s s i 2 5 i f _ t a n k 1 2 6 i f _ t a n k 2 2 7 g n d 2 2 8 r f _ i n 1 2 9 r f _ i n 2 3 0 g n d 3 3 1 t x _ o u t 3 2 v s _ i f 3 3 i f _ i n 1 3 4 i f _ i n 2 3 5 r a m p _ o u t 3 6 pu_vco pu_rx/tx pu_pll tx_data i_cpsw tx_on rx_on ld pu_reg clock data enable ref_clk bc808 or similar 56 pf 220 pf 27 pf 27 pf 150 nh 47 pf 47pf 180 nh 56 pf 470 nf 180 ? 150 nf 22 nf 68 pf 2.2 nf 100 pf tbd tbd 18 pf 100 nh tx_out rf_in saw filter tfs 112b tantal tantal 4.7 nf ramp_out 68 pf t2802
28 t2802 4509f?dect?10/03 package information ordering information extended type number package remarks T2802-PLQ qfn48 taped and reeled
printed on recycled paper. disclaimer: atmel corporation makes no warranty for the use of its products, other than those expressly contained in the company?s standar d warranty which is detailed in atmel?s terms and conditions located on the company?s web site. the company assumes no responsibi lity for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time wi thout notice, and does not make any commitment to update the information contained her ein. no licenses to patents or other intellectual property of atmel are granted by the company in connection with the sale of atmel produc ts, expressly or by implication. atmel?s products are not aut horized for use as critical components in life support devices or systems. atmel corporation atmel operations 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 487-2600 regional headquarters europe atmel sarl route des arsenaux 41 case postale 80 ch-1705 fribourg switzerland tel: (41) 26-426-5555 fax: (41) 26-426-5500 asia room 1219 chinachem golden plaza 77 mody road tsimshatsui east kowloon hong kong tel: (852) 2721-9778 fax: (852) 2722-1369 japan 9f, tonetsu shinkawa bldg. 1-24-8 shinkawa chuo-ku, tokyo 104-0033 japan tel: (81) 3-3523-3551 fax: (81) 3-3523-7581 memory 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 436-4314 microcontrollers 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 436-4314 la chantrerie bp 70602 44306 nantes cedex 3, france tel: (33) 2-40-18-18-18 fax: (33) 2-40-18-19-60 asic/assp/smart cards zone industrielle 13106 rousset cedex, france tel: (33) 4-42-53-60-00 fax: (33) 4-42-53-60-01 1150 east cheyenne mtn. blvd. colorado springs, co 80906, usa tel: 1(719) 576-3300 fax: 1(719) 540-1759 scottish enterprise technology park maxwell building east kilbride g75 0qr, scotland tel: (44) 1355-803-000 fax: (44) 1355-242-743 rf/automotive theresienstrasse 2 postfach 3535 74025 heilbronn, germany tel: (49) 71-31-67-0 fax: (49) 71-31-67-2340 1150 east cheyenne mtn. blvd. colorado springs, co 80906, usa tel: 1(719) 576-3300 fax: 1(719) 540-1759 biometrics/imaging/hi-rel mpu/ high speed converters/rf datacom avenue de rochepleine bp 123 38521 saint-egreve cedex, france tel: (33) 4-76-58-30-00 fax: (33) 4-76-58-34-80 literature requests www.atmel.com/literature 4509f?dect?10/03 ? atmel corporation 2003 . all rights reserved. atmel ? and combinations thereof are the registered tradem arks of atmel corporation or its subsidiaries. other terms and product names may be the trademarks of others.

▲Up To Search▲

Price & Availability of T2802-PLQ

	To Download T2802-PLQ Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .